Abstract-Using Field Programmable Gate Arrays (FPGAs) to accelerate financial derivative calculations is becoming very common. In this work, we implement an FPGA-based specific processor for European option pricing using Monte Carlo simu lations, and we compare its performance and power dissipation to the execution on a CPU. The experimental results show that impressive results, in terms of speed-up and energy savings, can be obtained by using FPGA-based accelerators at expenses of a longer development time.
I. INTRODUCTION
In recent years financial applications have gained a significant portion of the computer market as the number of financial computations and transactions over the network is increasing everyday. This large number of financial data is often to be processed fast in data centers which consume a large amount of electrical power. Both aspects, low latency and low power dissipation, can take advantage of specially designed processing systems based on hardware accelerators; where the term accelerator is not only used in its physical denotation (faster), but also to refer to more power efficient hardware. Field Programmable Gate-Arrays (FPGAs) are good candi dates for hardware accelerators as they can exploit data paral lelism and can be fine tuned to match exactly the algorithm. In this paper, we show how FPGA based Application Spe cific Processors, or ASPs, can accelerate option pricing al gorithms [1] with high energy efficiency. The case study is a Monte Carlo approach for pricing of European options. The ASP development time is shortened by resorting to FloPoCo (Floating-Point Cores) a tool for generating arith metic cores optimized for FPGAs [2] . We compare the execution of the Monte Carlo algorithm on a soft-core processor implemented on FPGA with that of the ASP by measuring execution time and power dissipation. Furthermore, we compare our design with the previous work of [3] where the FPGA based accelerator is compared to a dual-core processor. The experimental results confirm that not only the ASP execution is much faster, but also that the energy consumption is order of magnitudes lower.
II. BACKGROUND
An option is a financial instrument that gives the holder the right, but not the obligation, to buy (call option) or to sell (put option) an asset by a certain date for a certain price [1] . For example, a European put option gives the owner the right to 978-1-4673-2223-2/12/$31.00 ©2012 IEEE sell an asset at a strike price K at a specific time T. If at time T the value of the underlying asset is lower than the strike price K, the owner can make a profit. Otherwise, the option is not exercised (the owner does not sell). European options can be exercised only on the expiration date, while American options can be exercised at any time before the expiration date. For this reason, European options are generally easier to analyze. The asset, or security, price changes can be modeled in a risk neutral model by the Brownian motion model
where S is the security price, fJ is the drift rate (the expected return), (Y is the volatility (a measure of the uncertainty about the return provided by the stock) and z(t) is a standard Brownian motion process. At t = 0 the value of the security is So. By dividing the life of the option into intervals of lenght /:).t (1) becomes S(t + /:).t) -S(t) = fJ S(t)/:).t + (YS(t)ev!S:i (2) where e is a random sample from a normal distribution with mean zero and standard deviation 1.0 [1]. By evaluating the asset value by the Black-Scholes-Merton formula (see [1] for the detail of the derivations) the value of the security at time T is (3)
The value of an European option can be computed by using a Monte Carlo simulation by evaluating (3) for several samples and then by computing the mean value. This approach IS shown in Algorithm 1 for a risk-neutral world [1]. In the algorithm, the inputs are:
-initial security price So -strike price K -risk-free interest rate r -security volatility (Y -time to expiration T (in years) -number of simulations n.
The parameters rand (Yare constant, and, therefore variables VsqrtT, drift and expRT are constant as well and can be precomputed.
u. 
Algorithm 1 can be mapped on the Application Specific Processor (ASP) sketched in Fig. 1 . Instead of performing the multiplication So . e("') in each cycle of the loop, we can divide K by So off-line (or precompute it) and compare e(.·) directly to kl=K/So. Similarly, we can remove the multiplication by expRT out af the loop. The correct value of S is restored in the last stage by performing the multiplication by k2= So·expRT ' � '
The units shown in Fig. 1 are binary32l floating-point (FP) units pipelined to work at a frequency of 100 MHz. Most of them were generated by FloPoCo by applying some modi fications. The internal FloPoCo format has been changed to support ±inf (infinity) and NaN (not-a-number). Moreover, in all units subnormal numbers are flushed to zero. Because of the special FP-accumulator, described in Sec. III-D, the ASP can sustain a throughput of 1 result every 10 ns (100 Mops/s). The latency, expressed as number of clock cycles, of the binary32 units composing the ASP is reported in Table I . In the following, we first explain in detail the FP-units gen erated, especially the non-standard ones, and then, we show how the throughput of the ASP can be improved.
A. FP-Add and FP-Multiply
Both the floating-point adder and multiplier are standard binary32 units generated by FloPoCo with some modifications to handle special values and subnormals. FP-RNDgen random 6
TABLE I OVERVIEW OF CREATED FLOATING POINT UNITS
It is worth noting that adders, and to some extent mUltipliers, are mapped into the DSP blocks in the FPGA. This allows for significantly better area utilization and speed. The number of stages (latency) are two for the FP-mul and three for the FP-add.
B. Random Number Generator
The detail of the unit to generate the random numbers, FP RNDgen, is shown in Fig. 2 (left) . To create a small area floating-point pseudo random number generator, four Linear Feedback Shift Registers (LFSRs) [4] are used. The period of the random number generator is 2n-l where n is the word length of the LFSR output (n = 24 in our case). These four LFSRs produce uniformly distributed numbers, which are added together in an adder tree to get a Gaussian distribution. The average is found by shifting the result accordingly (divide by 4). This pseudo random bit pattern is then converted into a floating-point binary32 number in the range (-1.0, 1.0? by mapping the random bit pattern in a positive fractional number and by subtracting an offset (using a FP-adder). The latency of the first stages of the Random Number Gener ator is 3 plus another 3 cycles for the FP-add for a total of 6 cycles.
C. Exponential Function
The arbitrary functions computation is based on a second degree polynomial interpolator [5] , sketched in Fig. 2 (center) ,
For the exponential function, eX, the constants table, range reduction and reconstruction is generated directly by FloPoCo. The unit's latency is 4 cycles.
D. FP-Accumulate
The floating-point accumulator is the critical unit of the ASP of Fig. 1 . Because the FP-add has latency 3, it is only possible to accumulate a new value every 3 clock cycles by degrading the ASP performance. For this reason, a special FP accwnulator, derived from [6] , is used to accumulate sum. The unit, depicted in Fig. 2 (right) , converts the new value to be accumulated from binary32 to 64-bit fixed-point by aligning the significand to the partial result stored as a 64-bit fixed point. By taking advantage of the FPGA's fast carry-chains, this addition can be done in one clock cycle, and, consequently, the throughput of one result per clock cycle be maintained. In the last stage of the unit, the 64-bit fixed-point number is converted back to binary32.
E. Higher Throughput ASP
Once the main problem of the floating-point accwnulation has been solved, the loop of Algorithm 1 can be partially wrrolled, depending of the size of the FPGA, to increase the throughput. A number of ASPs of Fig. 1 , called ASP-IP in the following, can be placed in parallel as shown in Fig. 3 . We refer to the latter implementation as ASP-nP. A "funnel" FP-adder tree is necessary to compute the final result of the Monte Carlo simulation.
To reduce the latency of this final FP-adder-tree, we developed a 3-input FP-adder (FP-add3) which has the same latency of the 2-input FP-add (3 cycles). FP-add3 is derived by FP-add by modifying the significand alignment, exponent computation and update, and by performing the sum of the three aligned significands.
IV. EXPERIMENTS
The platform used to run the experiments is a Xilinx ML550 board equipped with a Virtex-5 FPGA (XC5VLX50T) [7] . The board gives access to Kelvin resistors connected to the voltage regulators to monitor the power dissipation of the different parts of the FPGA chip. We performed the experiments by running the Monte Carlo simulation for n = 100,000 on a desktop computer equipped with an Intel Core2 Duo E6600 processor running at 2.4 GHz, and on three different hardware configurations: 1) We mapped the MicroBlaze (J.LBlaze) Xilinx's soft pro cessor core [8] on the FPGA (clock frequency of 100 MHz) and run the simulation on the processor. We added a 64-bit clock cycle counter, used as a stop-watch, to have a cycle-accurate measure of the execution time. 2) ASP-IP (Fig. 1). 3) ASP-4P (Fig. 3 with 4 Pi ASPs).
The implementation and measurement results are shown in Table II . The energy for the whole simulation is obtained by integrating the average power dissipation (measured from the board) over the execution time:
For the execution on the desktop computer, we ran the simulation several times and averaged the execution time to have the cleanest data possible in a multicore and multitasking environment3. The number of cycles for the Core2 simulation was computed (estimated) by multiplying the execution time by the clock frequency.
The data in Table II show that the pBlaze simulation is much less efficient than the Core2 simulation. However, even if the cycle count for the J.LBlaze were like the one obtained for the Core2, the execution on ASP-IP would have been about 260 times faster. A significant part of the power dissipated in the FPGA is the FPGA intrinsic and static part: about 220 m W (50-55%) for J.LBlaze and ASP-IP. This constant amount of energy makes the simulations with shorter latency more favorable. Next, we implemented the ASP of Fig. 3 on a larger FPGA (XC5VLX330T) to further exploit parallelism. 
TABLE IV
RESULTS OF [3] FOR n = 100, 000.
• The FPGA implementation of [3] shows the same perfor mance of ASP-8P: 125 J.Ls to simulate 100,000 elements.
V. CONCLUSIONS AND FUTURE WORK
The main purpose of this work was to study the energy effi ciency of hardware accelerators. As the energy consumption is the product of average power dissipation and execution time, for speed-ups of 100 or more, unless the accelerator has a huge power dissipation (100 times or more that of the CPU), it will be more power efficient. The measurements done on the case study confirmed the impressive speed-up achieved by FPGA based acceleration and demonstrated accelerators are order of magnitude more energy efficient than CPU execution. One drawback of FPGA based accelerators is the development time. However, by using library of standard components and tools like FloPoCo these development times can be signifi cantly shortened.
